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Abstract
We design a very small, packet-switched, clock-
less Network-on-Chip (NoC) as a replacement for the exist-
ing crossbar-based communication infrastructure in a com-
mercial audio DSP chip. Both solutions are laid out in a
0.18 μm process, and compared in terms of area, power
consumption and routing complexity. Even though the NoC
turns out to be larger and more power consuming than the
existing crossbar implementation, it still accounts for less
than 1% of the total chip area and power consumption, and
is justiﬁed by a long list of advantages: The NoC is modu-
lar, scalable, and in contrast to the existing crossbar, it al-
lows all blocks to communicate. The total wire length is de-
creased by 22% which eases the layout process and makes
the design less prone to routing congestion. Not least, the
communicating blocks are decoupled by means of the NoC,
providing a Globally-Asynchronous, Locally-Synchronous
(GALS) system where independent clocking of the individ-
ual blocks is enabled. This study shows that NoCs are fea-
sible even for small systems.
1 Introduction
Current integrated circuits contain millions of transis-
tors. In order to utilize the available chip area, it is becom-
ing common design practice to adopt the modular System-
on-Chip (SoC) design style. In SoC, a number of IP blocks
such as Microprocessors, Memories, and Digital Signal
Processors are embedded and connected by a communica-
tion infrastructure. As technology advances into the deep
submicron domain, billions of transistors become available,
and the number of IP blocks is foreseen to increase dramat-
ically. This increases the demand for a scalable, plug-and-
play, communication infrastructure which can provide the
necessary bandwidth and support parallel communication
in different parts of the chip. Shared busses are infeasible
in this context and while hierarchical busses solve some of
the problems at hand, they are still insufﬁcient. A proposed
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Figure 1. The network sets up a dataﬂow be-
tween the different audio processing blocks.
Blocks can have more than one input/output.
solution is a segmented, shared, communication structure,
denoted Network-on-Chip (NoC) [1][10].
Most NoC research has focused on functionality and
speed of different implementations and topologies. This
leads to fairly large and feature rich NoCs, providing large
amount of bandwidth and advanced Quality-of-Service
(QoS) features. Examples of such NoCs are Nostrum [11],
Mango [4], XPipes [3] and Æthereal [7]. While a lot of re-
search has been done, to our knowledge there has not been
many demonstrations of NoCs in real applications.
In this paper we design a small, packet-switched, source-
routed, clockless NoC for a commercial audio DSP chip.
The existing communication infrastructure, which is imple-
mented as a partially connected crossbar, is replaced and
compared with the NoC. This is a unique opportunity to
demonstrate a NoC in a real application.
As the required bandwidth is low, and the application has
very low power consumption, a feature rich NoC is infea-
sible. Instead, we focus on simplicity and design the NoC
as small as possible. Previous simple NoCs include FLEET-
zero [5] and CHAIN [2], but our design is even simpler than
these. The NoC is constructed as a non-pipelined, binary
tree and employs a clockless, 4-phase, bundled data proto-
col to minimize the power consumption. It includes net-
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Figure 2. The system consists of a number
of audio processing blocks communicating
through a crossbar.
work adapters to interface with the communicating blocks,
handle multicast and perform synchronization. The clock-
less modules are implemented using standard cells, and the
entire design ﬂow is using standard synchronous design
tools. Both the existing crossbar and the NoC are laid out in
order to estimate the power consumption, area and the total
length of wire which affects the routing complexity.
Section 2 introduces the application and its current cross-
bar implementation. The NoC design is described in section
3 and section 4 comments on the implementation. The re-
sults are presented and discussed in section 5 and 6, respec-
tively.
2 Application and original implementation
The application is a conﬁgurable DSP for audio appli-
cations developed at Oticon A/S. It consists of a number of
audio processing blocks, communicating by means of a net-
work. Figure 1 illustrates how static connections are set up
between the different IP blocks to control the ﬂow of data
through the DSP. The IP blocks include microphone inputs,
headphone outputs, audio processing blocks and an inter-
face to a microprocessor. The number of IP blocks and their
speciﬁc functionality is conﬁdential and is not important in
the context of this paper. Thus, in all ﬁgures, the IP blocks
will be treated as generic IP blocks.
From a practical system point of view, ﬁgure 2 illustrates
how the IP blocks are connected to a crossbar which is used
to communicate data between the blocks. A block can have
multiple input and output ports, each port consisting of 18
data bits and a ﬂow control bit.
The DSP is globally synchronous. A main clock running
at 1-10 MHz is used to clock all blocks in the system. In
addition, a sample clock is used to control the injection of
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Figure 3. The network is currently imple-
mented as a subset of a fully connected
crossbar using multiplexers at the output
ports of the network.
data into the system, at e.g. the microphone inputs. The
sample clock thereby indirectly determines how often data
is communicated in the network as well. It runs 96 times
lower than the main clock, approximately 10-100KHz.
A speciﬁc conﬁguration of the network is denoted a use-
case, as the one illustrated in ﬁgure 1. Each channel in the
ﬁgure represents a single data transmission each sample pe-
riod. The speciﬁc use-case shown in ﬁgure 1 involves 7
unicasts and 1 multicast, which is a typical amount of com-
munication for the DSP. Hence, the communication is very
sparse and the needed bandwidth is low.
The network contains 13 inputs and 11 outputs, and must
support all possible use-cases in which the DSP is to oper-
ate. It is currently implemented as a partially connected
crossbar using multiplexers at the network output ports.
This is illustrated in ﬁgure 3. Three of the multiplexers
contain adder functionality, and are denoted MuxAdders.
Besides operating as normal multiplexers, they are able to
wait for several inputs and add these before forwarding the
result. This can for example be used to overlay ringtones.
The MuxAdders are connected to a network output port, but
are also used as input to other multiplexers as illustrated in
ﬁgure 3. The crossbar is statically conﬁgured by controlling
the multiplexers which contain between 2 to 5 inputs. The
normal multiplexers implement a fully combinatorial net-
work, while the MuxAdders are clocked due to their func-
tionality.
Advantages of this implementation are that multicast is
implicitly supported because an input is routed to all feasi-
ble outputs, and that the multiplexers are very small. The
disadvantages are that the crossbar scales poorly, that there
is a large amount of wires which consume power and com-
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plicates routing, and that only a subset of the blocks can
communicate. This also means that the crossbar is applica-
tion speciﬁc.
3 Details on the NoC design
The following subsections describe the details of the
NoC design. As the NoC is meant as a direct replacement
of the existing crossbar, the interface between the IP blocks
and the network is maintained. This also allows veriﬁcation
of the NoC by inserting it into the original application.
Bandwidth requirement for this application is very low,
as the individual blocks injects data into the network at most
once every 96 main clock cycle. Additionally, latency in the
order of μs is acceptable, relaxing the requirements even
more. The NoC is therefore designed with simplicity in
mind, employing a simple topology, as few queuing-buffers
as possible, and a simple multicast implementation. For a
more comprehensive discussion of the design choices and
implementation we refer to [13].
3.1 Separation of communication and
computation
In order to design a NoC which is useable in other appli-
cations, communication and computation must be properly
separated. This is done by removing the MuxAdders from
the network and instead implementing them as ordinary
synchronous blocks. This also implies that the number of
ports in the network is increased. Figure 4 illustrates our
MuxAdder implementation which contains one input and
one output port. It accumulates a number of packets be-
fore sending the result as a new packet into the network.
All three MuxAdders adds an additional network input and
output ports to the network. We are able to remove two net-
work output ports, as two if the IP blocks only receive data
Logic
Figure 4. The MuxAdders are implemented as
synchronous blocks which accumulate the
received packets.
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Figure 5. Overview of the NoC which con-
sists of router and merger modules, besides
network adapters to interface with the blocks
and handle multicast.
from the MuxAdders. The separation thereby increases the
number of network ports to 16 inputs and 12 outputs.
3.2 Overview of architecture
Figure 5 shows an overview of the NoC architecture. The
hatched area represents the IP blocks and the non-hatched
area the network. The interface between the IP blocks and
the network is that same as in the original application.
The NoC consists of a clockless switching network that
handles the routing of packets, and network adapters to in-
terface with the clocked blocks. At the input port, the NAin
network adapter encapsulates the data in a packet that also
contains the route to the destination block. The switching
network then routes the packet to the destination port where
the NAout network adapter strips the data from the packet,
and interfaces with the connected block. A packet consists
of a single ﬂow control digit (ﬂit). This is because each
packet is small, and serialization and de-serialization would
contribute a considerable overhead in both area and power
consumption.
A binary tree topology is chosen as it takes up the least
amount of area, and as the topology does not contain any
cycles, deadlocks can not occur. This avoids the need for
pipeline-buffers inside the switching network in order to
avoid deadlocks, thereby simplifying the NoC considerably.
The tree is constructed using two types of modules: An ar-
bitrating merge which merges two inputs into one output
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and a router which routes a single input to one of two pos-
sible outputs. Routing information is contained in the pack-
ets, represented as a single bit for each routing decision.
A routing bit is consumed when a packet passes a router.
The network contains 12 output ports which means that a
maximum of 4 routing decisions are needed. Each packet
contains 25 bits: 18 data bits, 4 routing bits and 1 control
bit used in the MuxAdders.
This topology does not exploit locality, as all packets
have to pass through the root of the tree. For larger applica-
tions it might be advantageous to make the tree bidirectional
instead.
3.3 Clockless design
The NoC employs 4-phase, bundled data, clockless cir-
cuits [12]. A clockless NoC supports ﬂow-control in-
herently, and is able to provide large amounts of band-
width without pipelining and/or a fast and power consuming
clock. This is because the NoC can handle several packets
within the time that corresponds to a single clock period of
the 1 MHz clock. A clockless implementation also means
that the design becomes Globally-Asynchronous, Locally-
Synchronous (GALS), thereby enabling the blocks to run at
different clock frequencies. Besides easing global timing
closure, this enables power savings using dynamic voltage
scaling and/or lower frequencies in some blocks.
In order to minimize the area and power consumption,
the actual switching network does not contain any pipeline-
buffers. Queuing-buffers are inserted at the edge of the NoC
in the network adapters as described in section 3.5. This
means that the NAin network adapters handshake directly
with the NAout network adapters and that packets are arbi-
trated in the merge modules.
3.4 Multicast
In contrast to the existing crossbar, multicast is not im-
plicitly supported in a packet-switched network. We have
chosen a solution where multiple packets are generated in
the NAin network adapter at the input to the network as
shown in ﬁgure 6. The multicast functionality is imple-
mented in the asynchronous domain to decouple it from
the connected IP block. The data is the same in all pack-
ets, while the route is speciﬁc for each packet. The route is
generated by the multicast module, which also handles the
handshaking. Each NAin network adapter is able to handle
two multicasts, but this number could be increased at design
time depending on the application requirements.
3.5 Synchronization and decoupling
The NAout network adapter handles synchronization
with the connected block. As shown in ﬁgure 7, this is im-
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Figure 6. The NAin network adapter handles
multicast by generating multiple packets with
different routes.
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Figure 7. The NAout network adapter handles
synchronization and generation of a valid sig-
nal for one clock cycle. The fully decoupled
latch decouples the synchronization from the
switching network.
plemented as a simple 2 ﬂip-ﬂop synchronizer [9], clocked
by the block to which it is connected. The third ﬂip-ﬂop
is used to produce a ﬂow control signal that indicates the
validity of data for a single clock cycle.
Packets must be synchronized before they can be ac-
knowledged and the acknowledge signal is therefore de-
layed two clock cycles. If the synchronization was not
decoupled from the switching network, the switching net-
work would be locked during the synchronization. This
is because the switching network is not pipelined and the
NAin network adapter handshakes directly with the NAout
network adapter. In order to decouple the synchroniza-
tion from the switching network, a queuing-buffer using
fully-decoupled latch controllers [8] is inserted. A fully-
decoupled latch controller is a clockless storage element
where the handshake on the input port is totally independent
of the handshake on the output port. This allows the hand-
shake with the switching network to complete, even though
the synchronization takes 2 clock cycles. When a single-ﬂit
queuing-buffer is inserted, only a single packet can be re-
ceived every 4 clock cycles without locking the switching
network. Alternatively a larger queuing-buffer can inserted
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(a) Original crossbar with 810 mm wire. (b) NoC with 630 mm wire.
Figure 8. Layout of the two designs on a 2.82 mm2 chip which shows the wire distribution.
to increase the number of packets waiting to be synchro-
nized. In this application, only the three MuxAdder ports
can receive more than one packet within 96 main clock. A
three-ﬂit queuing-buffer is inserted at these ports, while all
other ports contain a single-ﬂit queuing-buffer.
4 Implementation
Both networks are implemented using a 1.3V low leak-
age 0.18 μm standard cell library from STMicroelectron-
ics. The original crossbar has been synthesized using Syn-
opsys Design Analyzer, while the NoC has been designed
by connecting a number of clockless modules. The clock-
less modules are designed by describing their behavior as a
Signal Transition Graph (STG), and using Petrify [6] to ex-
tract boolean expressions for the circuit realizations. Basic
clockless cells, such as the Muller C-elements and arbitra-
tion modules, are created by hand using the standard cell
library. Both designs have been simulated, laid out, back-
annotated and power-estimated using ModelSim, Cadence
SoCEncounter, and Synopsys Design Analyzer.
The NoC is designed as a direct replacement for the orig-
inal crossbar. This enables us to verify the functionality of
the NoC using the testbenches created for the original DSP
chip.
5 Results
In order to compare the NoC with the original crossbar,
the two designs are laid out on a chip of 2.8 mm x 2.8 mm,
corresponding to the size of the original chip. Only the net-
works are laid out and not the actual IP blocks. The input
and output ports are placed such that they imitate a realistic
placement of the processing blocks.
The ports are placed at exactly the same position in the
two layouts, enabling a comparison independent of the ac-
tual port placement. The layouts include elements of uncer-
tainty in terms of placement of multiplexers, in the original
crossbar, and routers/mergers in the NoC. Even though this
placement will affect the wire length, the comparison still
illustrates the trend concerning wire length and power con-
sumption. Also, as the actual blocks are not laid out, routing
restrictions from these are not included. The NoC consists
of short shared links, why it is easier to cope with routing
restrictions in the NoC than in the original crossbar. Hence,
this does not invalidate the comparison, but makes it more
conservative in favor of the crossbar.
Figure 8 shows the wire distribution in the two layouts,
and is included to illustrate the different layouts and to em-
phasize that the NoC is constructed of short shared links.
It is seen from the layouts, that routing is more complex in
the original crossbar. The total length of wire in the NoC is
decreased by 22%, compared to the original version.
5.1 Area
Table 1 shows the different area contributions in the orig-
inal crossbar. It consists of a number of small multiplexers
and a driver contribution. The driver contribution is an esti-
mate of the size of the drivers needed to drive the long wires,
based on the capacitance extracted from the layout. Many
of the wires have capacitances of 0.5 pF, requiring drivers
of considerable size. In comparison, the largest capacitance
in the NoC is 0.1 pF due to shorter, shared links.
Table 2 shows the area contributions in the NoC, of
which 39% is in the switching network and 61% in the net-
work adapters and multicast implementation. It is notice-
able that approximately 40% of the area is to be found in
the one-ﬂit queuing-buffer in the network adapters. This,
and the fact that the NoC takes up less than 1% of the to-
tal chip area, emphasizes how small the NoC is! Still, it
is 3.7 times larger than the original crossbar, but scales lin-
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Module # of instances Area/instance Total area Percent Power Con-
sumption
Percent
Multiplexers 0.04 3 %
Mux (2 inputs) 2 544 1088 5 %
Mux (4 inputs) 7 1077 7539 35 %
Mux (5 inputs) 6 1323 7938 37 %
Drivers 5000 23 % 0.1 8 %
Links (wires) 1.15 89 %
Total 21565 μm2 100 % 1.29 μW 100 %
Table 1. Cell area and power consumption of the original crossbar.
Module # of instances Area/instance Total Area Percent Power Con-
sumption
Percent
NAin (36%) (11%)
Control logic 16 98 1568 2 % 0.06 1 %
Multicaster 16 795 12720 16 % 0.22 5 %
Buffer 16 885 14160 18 % 0.23 5 %
NAout (25%) (41%)
Control logic 12 45 540 1 % 0.06 1 %
Buffer 18 987 17766 22 % 0.54 12 %
Synchronizer 12 147 1769 2 % 1.25 28 %
Switching network (39%) (48%)
Merger 15 1065 15975 20 % 0.61 14 %
Router 11 1343 14773 19 % 0.61 14 %
Links (wires) 0.91 20 %
Total 79271 μm2 100 % 4.49 μW 100 %
Table 2. Cell area and power consumption of the NoC.
early with the number of ports. Besides, there is a long list
of additional advantages as discussed in section 6.
5.2 Power consumption
Power consumption is estimated using a speciﬁc conﬁg-
uration which represents a typical amount of communica-
tion. It involves 5 unicasts and 2 multicasts for each sample
clock cycle, corresponding to 93750 packets/sec as the sys-
tem is running at 1 MHz. The injected data is random num-
bers and the power consumption is estimated at the best-
case performance corner, that is 1.6V at -40C◦. This corner
is chosen because it gives the worst-case power consump-
tion.
Table 1 summarizes the power consumption in the orig-
inal crossbar. As the multiplexers are very small and con-
sume a small amount of power, 97% of the power consump-
tion is to be found in the links and drivers.
The power consumption in the NoC is summarized in ta-
ble 2. 47% of the power is consumed in the switching net-
work, and no less than 28% in the synchronization. These
numbers are discussed in the following section.
6 Discussion
First, we discuss the obtained results and make some
general comments. The subsequent subsections go into
more detail with a number of important observations with
regard to scalability, synchronization, bandwidth and local-
ity.
6.1 General discussion
The NoC is 3.7 times larger than the existing crossbar
and uses 3.5 times more power. These ﬁgures, however,
have to be put into the context that the existing crossbar
is very small and almost resembles direct links between the
communicating blocks. The NoC still accounts for less than
1% of the total chip area and power consumption. The NoC
has a large number of advantages over the existing solution:
• Flexible communication: The NoC enables communi-
cation between all blocks. This decrease the design
time as no communicating subset have to be speciﬁed.
In addition, it avoids redesign of the network if the
communicating subset is changed.
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Figure 9. Area estimates as a function of the number of ports.
• Decreased wire length: The total length of wires is de-
creased by 22%, easing the layout process. In addition,
routing congestion is less likely as the NoC uses shared
links.
• Scalability: If the number of blocks is increased, the
size of the NoC increases linearly while the power
consumption increases with the depth of the tree,
O(log(ni) + log(no)) where ni and no is the number
of input and output ports.
• GALS: An important feature of the NoC is that it de-
couples the IP blocks, enabling them to run at different
frequencies. This eases timing closure, and enables
power savings using dynamic voltage scaling and/or
lower clock frequencies in some blocks.
6.2 Scalability
In ﬁgure 9, the cell area of the NoC, a fully connected
crossbar, and 3 partially connected crossbars, is estimated
as a function of the number of ports. It is assumed that the
number of input and output ports is the same, that the size of
a multiplexer is linearly dependent of its number of inputs,
and that the chip size is constant. The original crossbar is
30% connected, hence the number of ports should be larger
than 50 before it becomes the same size as the NoC. If the
crossbar was fully connected it would take up the same area
as the NoC for the current number of ports!
Other aspects to consider are routing complexity and
power consumption. For example, a crossbar can cause
routing congestion, especially for a larger number of ports
and/or as the crossbar approach full connectivity. Concern-
ing power consumption, it is noticeable that links already
consume more power in the original crossbar than in the
NoC. This is despite the increased switching activity in both
gates and wires in the NoC, and that the number of wires
has been increased from 19 to 25. For a larger crossbar, the
power consumption approaches the NoCs.
6.3 Synchronization
The synchronization takes 28% of the power consump-
tion. This is mainly because the 1 MHz clock used in all
blocks is high relative to the rate of communication. There
is room for improvement in this context and this number
could be decreased signiﬁcantly. One option is to gate the
clock for the NAout network adapters that do not receive any
data in a given conﬁguration. For example, the conﬁgura-
tion used to estimate the power consumption, uses only 7 of
the 12 output ports. Another option is to clock the synchro-
nization registers at a lower clock frequency. This could be
done without any overhead if such a clock already exists
inside the connected block.
6.4 Bandwidth and locality
Even though the NoC is designed without any pipeline
buffers inside the switching network, it still provides
enough bandwidth for this application. The bandwidth
could be increased by inserting buffers throughout the
switching network. As an example, a single-ﬂit queuing-
buffer in the root of the tree, will double the bandwidth.
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In the current implementation all links are unidirectional,
and all packets have to travel through the root of the tree. By
employing 3x3 routers, a bidirectional tree could be build
where locality of communication could be exploited. This
would increase the size of the NoC, but could decrease the
power consumption depending on the number of blocks, the
size of the links and the type of communication in the spe-
ciﬁc application.
7 Conclusion
We have designed a small, packet-switched, clock-
less NoC for a commercial audio DSP chip and compared
it with the original crossbar-based implementation. The
NoC gives a long list of advantages over the crossbar. It
decreases the length of wires by approximately 22% as it
utilizes shared instead of dedicated links. This eases the
layout process and decreases the possibility of routing con-
gestion. In contrast to the original crossbar, all blocks are
able to communicate and the NoC decouples the communi-
cating blocks, implementing a GALS system. This enables
separate timing-closure of the IP blocks, and power savings
using dynamic voltage scaling and/or lower clock frequen-
cies in some blocks. The NoC is scalable, making it usable
for other applications with a larger number of communicat-
ing IP-blocks. At last, the NoC is plug-and-play, requiring
almost no design decisions thereby reducing the design time
and avoiding the need for redesign of the NoC if late design
changes are made.
Even though the NoC is designed as small as possible,
it still uses 3.5 times more power and 3.7 more area than
the existing crossbar. It must be emphasized that this is not
large which can be seen by the fact that 40% of the area is to
be found in the single-ﬂit, queuing-buffers at the inputs and
outputs of the NoC. The NoC still accounts for less than 1%
of the total chip area and power consumption. If the cross-
bar was fully connected, the NoC and the crossbar would
take up the same amount of area for the current number of
ports.
This study shows that it is feasible to use NoCs for ap-
plications with limited bandwidth requirements. It also
indicates that for small applications, a feature rich NoC
[11, 4, 3, 7] takes up too much area and uses too much
power. We believe there are a large number of current, and
future, applications for which a simple NoC is a feasible
solution.
Acknowledgment
The authors thank Oticon A/S. for providing information
about the audio DSP application, and for the cooperation in
the M.Sc. project from which this work originates.
References
[1] Route Packets, Not Wires: On-Chip Interconnection Net-
works. Proc. ACM/IEEE Design Automation Conference,
June 2001.
[2] J. Bainbridge and S. Furber. CHAIN: A delay-insensitive
chip area interconnect. IEEE Micro, 22:16–23, 2002.
[3] D. Bertozzi and L. Benini. Xpipes: a network-on-chip archi-
tecture for gigascale systems-on-chip. Circuits and Systems
Magazine, IEEE, 4(2):1101–1107, 2004.
[4] T. Bjerregaard and J. Sparsø. A router architecture for
connection-oriented service guarantees in the mango clock-
less network-on-chip. In Proc. Design Automation and Test
in Europe (DATE’05), ACM sigda, 2005, pages 1226–1231,
2005.
[5] W. S. Coates, J. K. Lexau, I. W. Jones, S. M. Fairbanks, and
I. E. Sutherland. FLEETzero: An asynchronous switch fab-
ric chip experiment. In Proc. International Symposium on
Advanced Research in Asynchronous Circuits and Systems,
pages 173–182. IEEE Computer Society Press, Mar. 2001.
[6] J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno,
and A. Yakovlev. Petrify: a tool for manipulating con-
current speciﬁcations and synthesis of asynchronous con-
trollers. IEICE Transactions on Information and Systems,
E80-D(3):315–325, Mar. 1997.
[7] R. E., G. K., R. A., D. J., van Meerbergen J., W. P., and W. E.
Trade-offs in the design of a router with both guaranteed and
best-effort services for networks on chip. Computers and
Digital Techniques, 150(5):294–302, 2003.
[8] S. B. Furber and P. Day. Four-phase micropipeline latch con-
trol circuits. IEEE Transactions on VLSI Systems, 4(2):247–
253, June 1996.
[9] R. Ginosar. Fourteen ways to fool your synchronizer. In
Proc. International Symposium on Advanced Research in
Asynchronous Circuits and Systems, pages 89–96. IEEE
Computer Society Press, May 2003.
[10] B. L. and D. M. G. Networks on chips: a new soc paradigm.
IEEE Transactions on Applied Superconductivity, 35(1):70–
78, Jan. 2002.
[11] M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch.
The nostrum backbone - a communication protocol stack for
networks on chip. In Proceedings of the IEEE International
Conference on VLSI Design, pages 693–696, 2004.
[12] J. Sparsø and S. Furber, editors. Principles of Asynchronous
Circuit Design: A Systems Perspective. Kluwer Academic
Publishers, 2001.
[13] M. B. Stensgaard. Design of an asynchronous
communication network for an audio dsp chip.
http://www2.imm.dtu.dk/pubdb/p.php?3974, Master
thesis 2005.
Proceedings of the 9th EUROMICRO Conference on Digital System Design (DSD'06)
0-7695-2609-8/06 $20.00  © 2006
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on November 20, 2009 at 09:27 from IEEE Xplore.  Restrictions apply. 
